

## Claims

What is claimed is:

- 1 1. An arithmetic circuit comprising:  
2 a plurality of registers;  
3 an arithmetic unit, for regarding, as inputs, values entered in said  
4 multiple registers; and  
5 a plurality of memories, wherein reading of multiple variables from said  
6 plurality of memories to said plurality of registers is performed during  
7 the same reading cycle by way of a pipeline process performed by said  
8 arithmetic unit.
- 1 2. The arithmetic circuit according to claim 1, wherein said arithmetic unit is  
2 a multiplier adder for, based on values  $x_1$ ,  $x_2$ ,  $x_3$  and  $x_4$  having an  $r$ -bit  
3 length that are respectively input to a first register, second register, third  
4 register and fourth register, providing a result  $Q$  for  $x_1 + x_2 \cdot x_3 + x_4$  having  
5 a length of  $2r$  bits or  $2r+1$  bits.
- 1 3. The arithmetic circuit according to claim 2, wherein said multiple  
2 memories include a first memory and a second memory; and wherein, at  
3 a stage for writing an operation result, which follows the operation stage  
4 of said pipeline process, lower  $r$  bits  $Q_L$  of said operation result  $Q$  are  
5 recorded in said first memory, and upper bits  $Q_H$  of said operation result  
6  $Q$ , excluding said bits  $Q_L$ , are recorded in said fourth register, while at a  
7 stage for reading variables from said registers, which follows said writing  
8 stage, simultaneously, a variable  $x_1$  is read from said first memory and is  
9 stored in said first register, and a variable  $x_3$  is read from said second  
10 memory and is stored in said third register.





8 a reading step of performing, at the same reading stage in said  
9 pipeline process, the reading of a variable  $x_1$  from said first  
10 memory and storing said variable  $x_1$  in said first register, and the  
11 reading of a variable  $x_3$  from said second memory and storing  
12 said variable  $x_3$  in said third register.

1 12. The arithmetic method according to claim 11, wherein said first memory  
2 and said second memory are two-port memories having one data writing  
3 port and one data reading port.

1 13. The arithmetic method according to claim 11, wherein said first memory  
2 is a two-port memory having one data writing port and one data reading  
3 port, while said second memory is a single-port memory having one port  
4 for the writing and reading of data.

1 14. The arithmetic method according to claim 9, wherein said arithmetic unit  
2 is a multiplier adder for, based on values  $x_1, x_2, x_3, x_4, x_5$  and  $x_6$ , having  
3 an  $r$ -bit length, that are respectively input to a first register, a second  
4 register, a third register, a fourth register, a fifth register and a sixth  
5 register, and for providing the operation results  $Q$  for  $x_1 + x_2 \cdot x_3 + x_4 \cdot x_5 +$   
6  $x_6$ , which have a length of  $2r$  bits or  $2r+1$  bits.

1 15. The arithmetic method according to claim 14, wherein said multiple  
2 memories include a first memory, a second memory and a third memory,  
3 further comprising:

4 a writing step in a pipeline process of said arithmetic unit for  
5 recording, in said first memory, lower  $r$  bits  $Q_L$  of said operation  
6 result  $Q$ , and for recording, in said sixth register, upper bits  $Q_H$  of  
7 said operation result  $Q$ , excluding said bits  $Q_L$ ; and

